# INTEGRATED CIRCUITS

# DATA SHEET

# SAA7187 Digital video encoder (DENC2-SQ)

Preliminary specification
File under Integrated Circuits, IC22

1995 Sep 21





**SAA7187** 

### **FEATURES**

- CMOS 5 V device
- Digital PAL/NTSC encoder
- System pixel frequency selectable for 12.27 MHz (60 Hz fields) or 14.75 MHz (50 Hz fields)
- 24-bit wide YUV input port or
- 16-bit wide YUV input port or
- Input data format Cb, Y, Cr, etc. (CCIR 656)
- I2C-bus control port
- · MPU parallel control port
- · Encoder can be master or slave
- Programmable horizontal and vertical input synchronization phase
- · Programmable horizontal sync output phase
- OSD overlay with Look-Up Tables (LUTs) 8 × 3 bytes
- Line 21 Closed Caption encoder
- · Cross-colour reduction
- DACs operating at twice oversampling with 10-bit resolution
- Controlled rise/fall times of output syncs and blanking

- Down-mode of DACs
- · CVBS and S-Video output simultaneously
- PLCC68 package.

### **GENERAL DESCRIPTION**

The SAA7187 encodes digital YUV video data to an NTSC, PAL CVBS or S-Video signal.

The circuit accepts differently formatted YUV data with 640 or 768 active pixels per line. It includes a sync/clock generator and on-chip Digital-to-Analog Converters (DACs).

The circuit is compatible to the DIG-TV2 chip family (Square Pixel).



# **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DDA}$	analog supply voltage	4.75	5.0	5.25	V
$V_{DDD}$	digital supply voltage	4.5	5.0	5.5	V
I <sub>DDA</sub>	analog supply current	_	50	55	mA
I <sub>DDD</sub>	digital supply current	_	175	210	mA
Vi	input signal voltage levels	TT			
$V_{o(p-p)}$	analog output signal voltages Y, C and CVBS without load (peak-to-peak value)	_	2	_	V
R <sub>L</sub>	load resistance	80	_	_	Ω
ILE	LF integral linearity error	_	_	±2	LSB
DLE	LF differential linearity error	_	_	±1	LSB
T <sub>amb</sub>	operating ambient temperature	0	_	+70	°C


### **ORDERING INFORMATION**

TYPE NUMBER	PACKAGE						
TIPE NOWIBER	NAME	DESCRIPTION	VERSION				
SAA7187	PLCC68	plastic leaded chip carrier; 68 leads	SOT188-2				

1995 Sep 21

**SAA7187** 

# **BLOCK DIAGRAM**



SAA7187


# **PINNING**

SYMBOL	PIN	DESCRIPTION
V <sub>SSD1</sub>	1	digital ground 1
VP3(4)	2	
VP3(5)	3	Upper 4 bits of the Video Port VP3. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the
VP3(6)	4	parallel MPU interface. If it is LOW, there can be multiplexed UV lines (422) or the U signal (444) of the Video input.
VP3(7)	5	
RCV1	6	Raster Control 1 for Video port. Depending on the synchronization mode, this pin receives/provides a VS/FS/FSEQ signal.
RCV2	7	Raster Control 2 for Video port. Depending on the synchronization mode, this pin receives/provides an HS/HREF/CBL signal.
V <sub>SSD2</sub>	8	digital ground 2
VP2(0)	9	
VP2(1)	10	
VP2(2)	11	
VP2(3)	12	
VP2(4)	13	Video Port VP2. In 444 input mode, this is input for the V-signal.
VP2(5)	14	
VP2(6)	15	
VP2(7)	16	
$V_{DDD1}$	17	digital supply voltage 1
n.c.	18	reserved, do not connect
V <sub>SSD3</sub>	19	digital ground 3
VP1(7)	20	
VP1(6)	21	
VP1(5)	22	
VP1(4)	23	Video Port VP1. This is an input for CCIR 656 compatible, multiplexed video data, or during
VP1(3)	24	other input modes, this is the Y-signal.
VP1(2)	25	
VP1(1)	26	
VP1(0)	27	
V <sub>SSD4</sub>	28	digital ground 4
RCM1	29	Raster Control Master 1. This pin provides a VS/FS/FSEQ signal.
RCM2	30	Raster Control Master 2. This pin provides a programmable HS pulse.
KEY	31	Key signal for OSD. It is active HIGH.
OSD0	32	
OSD1	33	On-Screen Display data. This is the index for the internal OSD look-up table.
OSD2	34	
V <sub>SSD5</sub>	35	digital ground 5
CDIR	36	Clock direction. If the CDIR input is HIGH, the circuit receives a clock signal, otherwise LLC and CREF are generated by the internal crystal oscillator.
$V_{DDD2}$	37	digital supply voltage 2

SAA7187

SYMBOL	PIN	DESCRIPTION
LLC	38	Line-Locked Clock. This is the 24.54 MHz or 29.5 MHz master clock for the encoder. The direction is set by the CDIR pin.
CREF	39	Clock Reference signal. This is the clock qualifier for DIG-TV2 compatible signals.
XTALO	40	Crystal oscillator output (to crystal).
XTALI	41	Crystal oscillator input (from crystal). If the oscillator is not used, this pin should be connected to ground.
$V_{DDD3}$	42	digital supply voltage 3
RTCI	43	Real Time Control Input. If the clock is provided by an SAA7191B, RTCI should be connected to the RTCO pin of the decoder to improve the signal quality.
AP	44	Test pin. Connected to digital ground for normal operation.
SP	45	Test pin. Connected to digital ground for normal operation.
V <sub>refL</sub>	46	Lower reference voltage input for the DACs.
V <sub>refH</sub>	47	Upper reference voltage input for the DACs.
$V_{DDA1}$	48	Analog supply voltage 1 for the DACs and output amplifiers.
CHROMA	49	Analog output of the chrominance signal.
$V_{DDA2}$	50	Analog supply voltage 2 for the DACs and output amplifiers.
Υ	51	Analog output of the luminance signal.
$V_{SSA}$	52	Analog ground for the DACs and output amplifiers.
CVBS	53	Analog output of the CVBS signal.
$V_{DDA3}$	54	Analog supply voltage 3 for the DACs and output amplifiers.
I <sub>I</sub>	55	Current input for the output amplifiers, connect via a 15 k $\Omega$ resistor to $V_{DDA}$ .
$V_{DDA4}$	56	Analog supply voltage 4 for the DACs and output amplifiers.
RESET	57	Reset input, active LOW. After reset is applied, all outputs are in 3-state input mode. The I <sup>2</sup> C-bus receiver waits for the START condition.
DTACK	58	Data acknowledge output of the parallel MPU interface, active LOW, otherwise high impedance.
RW/SCL	59	If pin 68 (SEL_MPU) is HIGH, this is the read/write signal of the parallel MPU interface, otherwise it is the I <sup>2</sup> C-bus serial clock input.
A0/SDA	60	If pin 68 (SEL_MPU) is HIGH, this is the address signal of the parallel MPU interface, otherwise it is the I <sup>2</sup> C-bus serial data input/output.
CS/SA	61	If pin 68 (SEL_MPU) is HIGH, this is the chip select signal of the parallel MPU interface, otherwise it is the I <sup>2</sup> C-bus slave address select pin. LOW: slave address = 88H, HIGH = 8CH.
V <sub>SSD6</sub>	62	digital ground 6
VP3(0)	63	
VP3(1)	64	Lower 4 bits of the Video Port VP3. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the
VP3(2)	65	parallel MPU interface. If it is LOW, there can be multiplexed UV lines (422) of the U-signal (444) of the Video input.
VP3(3)	66	
$V_{DDD4}$	67	digital supply voltage 4
SEL_MPU	68	Select MPU interface input. If it is HIGH, the parallel MPU interface is active, otherwise the I <sup>2</sup> C-bus interface will be used.

**SAA7187** 



**SAA7187** 

### **FUNCTIONAL DESCRIPTION**

The digital video encoder (DENC2-SQ) encodes digital luminance and chrominance into analog CVBS and simultaneously S-Video (Y/C) signals. NTSC-M and PAL B/G standards also sub-standards are supported.

The basic encoder function consists of subcarrier generation and colour modulation also insertion of synchronization signals. Luminance and chrominance signals are filtered in accordance with the standard requirements RS-170-A and CCIR 624.

For ease of analog post filtering the signals are twice oversampled with respect to pixel clock before digital-to-analog conversion.

For total filter transfer characteristics see Figs 3 to 6 for 60 Hz field rate, and Figs 7 to 10 for 50 Hz field rate. The DACs are realized with full 10-bit resolution. The encoder provides three 8-bit wide data ports, that serve different applications.

The VP1 port accepts 8 lines multiplexed Cb-Y-Cr data (CCIR 656 mode), or Y data only (444 mode).

The VP2 port accepts Cr data in 444 input mode.

The VP3 port accepts Cb data (444 input mode) or multiplexed Cb/Cr data (422 input mode). If not used for video input data, it can alternatively also handle the data of an 8-bit wide microprocessor interface.

Minimum suppression of output chrominance alias components approximately 1 MHz due to high frequency 444 input is better than 12 dB.

The 8-bit multiplexed Cb-Y-Cr formats are CCIR 656 (D1 format) compatible, but the SAV, EAV, etc. codes are not decoded.

A crystal-stable master clock (LLC) of 24.54 or 29.5 MHz, which is twice the line-locked pixel clock, needs to be supplied externally. Optionally, a crystal oscillator input/output pair of pins and an on-chip clock driver is provided. Additionally, a DMSD2 compatible clock interface, using CREF (input or output) and RTC (see "data sheet SAA7191B") is available.

The DENC2-SQ synthesizes all necessary internal signals, colour subcarrier frequency, and synchronization signals, from that clock. DENC2-SQ can be timing master or slave.

The IC also contains Closed Caption and Extended Data Services Encoding (Line 21); it also supports OSD via KEY and three-bit overlay techniques by a  $24 \times 8$  LUT.

The IC can be programmed via  $I^2C$ -bus or 8-bit MPU interface, but only one interface configuration can be active at a time; if 422 or 444 input format is being used, only the  $I^2C$ -bus interface can be selected.

A number of possibilities are provided for setting of different video parameters such as:

Black and blanking level control

Colour subcarrier frequency

Variable burst amplitude etc.

During reset (RESET = LOW) and after reset is released, all digital I/O stages are set to input mode. A reset forces the control interfaces to abort any running bus transfer and to set register 3AH to contents 00H, register 61H to contents 15H, and register 6CH to contents 00H. All other control registers are not influenced by a reset.

### Data manager

In the data manager, the demultiplexing scheme is chosen in accordance with the input format.

Depending on hardware conditions (signals on pins KEY, OSD2 to OSD0), and software programming either data from the VP ports or from the OSD port are selected to be encoded to CVBS and Y/C signals.

Optionally, the OSD colour look-up tables located in this block, can be read out in a pre-defined sequence (8 steps per active video line), achieving e.g. a colour bar test pattern generator without need for an external data source. The colour bar function is only under software control.

### Encoder

VIDEO PATH

The encoder generates out of Y, U and V baseband signals luminance and colour subcarrier output signals, suitable for use as CVBS or separate Y/C signals.

Luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). After having been inserted a fixed synchronization level, in accordance with standard composite synchronization schemes, a variable blanking level, programmable also in a certain range, is inserted.

Transients of both synchronization pulses and start/stop of blanking are reduced compared to overall luminance bandwidth.

**SAA7187** 

In order to enable easy analog post filtering, luminance is interpolated from square pixel data rate to twice that rate (24.54 or 29.5 MHz respectively), providing luminance in 10-bit resolution. For transfer characteristic of the luminance interpolation filter see Figs 5 and 6 for 60 Hz field rate and Figs 9 and 10 for 50 Hz field rate.

Chrominance is modified in gain (programmable separately for U and V), standard dependent burst is inserted, before baseband colour signals are interpolated correctly to 24.54 or 29.5 MHz data rate. One of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for Y/C output. For transfer characteristics of the chrominance interpolation filter see Figs 3 and 4 for 60 Hz field rate and Figs 7 and 8 for 50 Hz field rate.

The amplitude of inserted burst is programmable in a certain range, suitable for standard signals and for special effects. Behind the succeeding quadrature modulator, colour in 10-bit resolution is provided on subcarrier.

The numeric ratio between Y and C outputs is in accordance with set standards.

### **CLOSED CAPTION ENCODER**

Using this circuit, data in accordance with the specification of Closed Caption or Extended Data Service, delivered by the control interface, can be encoded (Line 21). Two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible.

The actual line number where data is to be encoded in, can be modified in a certain range.

Data clock frequency is in accordance with definition for NTSC-M standard 32 times horizontal line frequency.

Data LOW at the output of the DACs corresponds to 0 IRE, data HIGH at the output of the DACs corresponds to approximately 50 IRE.

It is also possible to encode Closed Caption Data for 50 Hz field frequencies at 32 times horizontal line frequency.

### **Output interface**

In the output interface encoded Y and C signals are converted from digital-to-analog in 10-bit resolution both Y and C signals are combined to a 10-bit CVBS signal, also; in front of the summation point, the luminance signal can optionally be fed through a further filter stage, suppressing components in the range of subcarrier frequency. Thus, a type of cross colour reduction is provided, which is useful in a standard TV set with CVBS input.

Slopes of synchronization pulses are not affected with any cross colour reduction active.

Three different filter characteristics or bypass are available, see Fig.5 for 60 Hz field rate and Fig.9 for 50 Hz field rate.

The CVBS output occurs with the same processing delay as the Y and C outputs. Absolute amplitudes at the input of the DAC for CVBS is reduced by  $^{15}/_{16}$  with respect to Y and C DACs to make maximum use of conversion ranges.

Outputs of all DACs can be set together via software control to minimum output voltage for either purpose.

### **Synchronization**

The synchronization of the DENC2-SQ is able to operate in two modes; slave mode and master mode.

In the slave mode, the circuit accepts synchronization pulses at the bidirectional RCV1 port. The timing and trigger behaviour related to the video signal on VP ports can be influenced by programming the polarity and on-chip delay of RCV1. Active slope of RCV1 defines the vertical phase and optionally the odd/even and colour frame phase to be initialized, it can be also used to set the horizontal phase.

If the horizontal phase is not be influenced by RCV1, a horizontal pulse needs to be supplied at the RCV2 pin. Timing and trigger behaviour can also be influenced for RCV2.

**SAA7187** 

If there are missing pulses at RCV1 and/or RCV2, the time base of DENC2-SQ runs free, thus an arbitrary number of synchronization slopes may miss, but no additional pulses (such with wrong phase) must occur.

If the vertical and horizontal phase is derived from RCV1, RCV2 can be used for horizontal or composite blanking input or output.

In the master mode, the time base of the circuit continuously runs free. On the RCV1 port, the IC can output:

- A Vertical Sync signal (VS) with 3 or 2.5 lines duration, or
- An ODD/EVEN signal which is LOW in odd fields, or
- A field sequence signal (FSEQ) which is HIGH in the first of 4 respectively 8 fields.

On the RCV2 port, the IC can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up e.g. a composite blanking signal.

The phase of the pulses output on RCV1 or RCV2 are referenced to the VP ports, polarity of both signals is selectable.

On the RCM1 port the same signals as on RCV1 (as output) are available; on RCM2 the IC provides a horizontal pulse with programmable start and stop phase.

The length of a field also start and end of its active part can be programmed. The active part of a field always starts at the beginning of a line.

### **Control interface**

DENC2-SQ contains two control interfaces: an I<sup>2</sup>C-bus slave transceiver and 8-bit parallel microprocessor interface. The interfaces cannot be used simultaneously.

The I<sup>2</sup>C-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 100 kbits/s guaranteed transfer rate. It uses 8-bit subaddressing with an auto-increment function. All registers are write only, except one readable status byte.

Two I<sup>2</sup>C-bus slave addresses can be selected (pin SEL\_MPU must be LOW):

88H: LOW at pin 61 8CH: HIGH at pin 61.

The parallel interface is defined by:

D7 to D0 data bus

CS active-LOW chip select signal

RW read/not write signal, LOW for a write cycle

DTACK 680xx style data acknowledge (handshake), active-LOW

A0 register select, LOW selects address, HIGH selects data

The parallel interface uses two registers, one auto-incremental containing the current address of a control register (equals subaddress with I<sup>2</sup>C-bus control), one containing actual data. The currently addressed register is mapped to the corresponding control register.

The status byte can be read optionally via a read access to the address register, no other read access is provided.

# Input levels and formats

DENC2-SQ expects digital YUV data with levels (digital codes) in accordance with CCIR 601.

Deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 IRE set-up or without set-up.

Reference levels are measured with a colour bar, 100% white, 100% amplitude and 100% saturation.

When the IC is operating with input data in accordance with CCIR 656, programming can be carried out alternatively via the parallel interface using VP3 port for data transfer.

For other input modes, the I<sup>2</sup>C-bus interface has to be used for programming.

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 1 CCIR signal component levels

SIGNAL	IRE	DIGITAL LEVEL	CODE
	0	16	
Υ	50	126	straight binary
	100	235	
	bottom peak	16	
Cb	colourless	128	straight binary
	top peak	240	
	bottom peak	16	
Cr	colourless	128	straight binary
	top peak	240	

Table 2 8-bit multiplexed format (similar to CCIR 656)

TIME	FORMAT									
TIME	0	1	2	3	4	5	6	7		
Sample	Cb <sub>0</sub>	Y <sub>0</sub>	Cr <sub>0</sub>	Y <sub>1</sub>	Cb <sub>2</sub>	Y <sub>2</sub>	Cr <sub>2</sub>	Y <sub>3</sub>		
Luminance pixel number	0		1		2		3			
Colour pixel number	0			2						

Table 3 16-bit multiplexed format (DTV2 format)

TIME		FORMAT										
TIME	0	1	2	3	4	5	6	7				
Sample Y line	,	Y <sub>0</sub>		Y <sub>1</sub>		Y <sub>2</sub>		Y <sub>3</sub>				
Sample UV line	С	Cb <sub>0</sub>		Cr <sub>0</sub>		$b_2$	Cr <sub>2</sub>					
Luminance pixel number		0		1		2	3					
Colour pixel number		0		)		2						

Table 4 24-bit direct 444 format

TIME	FORMAT										
TIME	0	1	2	3	4	5	6	7			
Sample Y line	Y <sub>0</sub>		Y <sub>1</sub>		Y <sub>2</sub>		Y <sub>3</sub>				
Sample U line	Cb <sub>0</sub>		Cb <sub>1</sub>		Cb <sub>2</sub>		Cb <sub>3</sub>				
Sample V line	Cr <sub>0</sub>		Cr <sub>1</sub>		Cr <sub>2</sub>		Cr <sub>3</sub>				
Luminance pixel number	0		1		2		3				
Colour pixel number		0		1		2		3			

Bit allocation map

 Table 5
 Slave receiver (slave address 88H or 8CH)

Preliminary specification

# Digital video encoder (DENC2-SQ)

DECISTED FUNCTION	SUB				DATA	BYTE			
REGISTER FUNCTION	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Null	00	0	0	0	0	0	0	0	0
	01 to 38				`	,			
Null	39	0	0	0	0	0	0	0	0
Input port control	3A	CBENB	0	0	0	VY2C	VUV2C	FMT1	FMT0
OSD LUT Y0	42	OSDY07	OSDY06	OSDY05	OSDY04	OSDY03	OSDY02	OSDY01	OSDY00
OSD LUT U0	43	OSDU07	OSDU06	OSDU05	OSDU04	OSDU03	OSDU02	OSDU01	OSDU00
OSD LUT V0	44	OSDV07	OSDV06	OSDV05	OSDV04	OSDV03	OSDV02	OSDV01	OSDV00
	45 to 56				,	,	•		
OSD LUT Y7	57	OSDY77	OSDY76	OSDY75	OSDY74	OSDY73	OSDY72	OSDY71	OSDY70
OSD LUT U7	58	OSDU77	OSDU76	OSDU75	OSDU74	OSDU73	OSDU72	OSDU71	OSDU70
OSD LUT V7	59	OSDV77	OSDV76	OSDV75	OSDV74	OSDV73	OSDV72	OSDV71	OSDV70
Chrominance phase	5A	CHPS7	CHPS6	CHPS5	CHPS4	CHPS3	CHPS2	CHPS1	CHPS0
Gain U	5B	GAINU7	GAINU6	GAINU5	GAINU4	GAINU3	GAINU2	GAINU1	GAINU0
Gain V	5C	GAINV7	GAINV6	GAINV5	GAINV4	GAINV3	GAINV2	GAINV1	GAINV0
Gain U MSB, black level	5D	GAINU8	0	BLCKL5	BLCKL4	BLCKL3	BLCKL2	BLCKL1	BLCKL0
Gain V MSB, blanking level	5E	GAINV8	0	BLNNL5	BLNNL4	BLNNL3	BLNNL2	BLNNL1	BLNNL0
Null	5F	0	0	0	0	0	0	0	0
Cross-colour select	60	CCRS1	CCRS0	0	0	0	0	0	0
Standard control	61	0	DOWN	INPI1	YGS	RTCE	SCBW	PAL	FISE
Burst amplitude	62	SQP	BSTA6	BSTA5	BSTA4	BSTA3	BSTA2	BSTA1	BSTA0
Subcarrier 0	63	FSC07	FSC06	FSC05	FSC04	FSC03	FSC02	FSC01	FSC00
Subcarrier 1	64	FSC15	FSC14	FSC13	FSC12	FSC11	FSC10	FSC09	FSC08
Subcarrier 2	65	FSC23	FSC22	FSC21	FSC20	FSC19	FSC18	FSC17	FSC16
Subcarrier 3	66	FSC31	FSC30	FSC29	FSC28	FSC27	FSC26	FSC25	FSC24
Line 21 odd 0	67	L21007	L21O06	L21O05	L21O04	L21O03	L21O02	L21001	L21O00
Line 21 odd 1	68	L21017	L21O16	L21O15	L21O14	L21O13	L21O12	L21O11	L21O10
Line 21 even 0	69	L21E07	L21E06	L21E05	L21E04	L21E03	L21E02	L21E01	L21E00
Line 21 even 1	6A	L21E17	L21E16	L21E15	L21E14	L21E13	L21E12	L21E11	L21E10
CC line	6B	0	0	0	SCCLN4	SCCLN3	SCCLN2	SCCLN1	SCCLN0

Philips Semiconductors

SAA7187

DECICIED FUNCTION	SUB				DATA	BYTE	DATA BYTE							
REGISTER FUNCTION	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0					
RCV port control	6C	SRCV11	SRCV10	TRCV2	ORCV1	PRCV1	CBLF	ORCV2	PRCV2					
RCM, CC mode	6D	0	0	0	0	SRCM11	SRCM10	CCEN1	CCEN0					
Horizontal trigger	6E	HTRIG7	HTRIG6	HTRIG5	HTRIG4	HTRIG3	HTRIG2	HTRIG1	HTRIG0					
Horizontal trigger	6F	0	0	0	0	0	HTRIG10	HTRIG09	HTRIG08					
f <sub>sc</sub> reset mode, Vertical trigger	70	PHRES1	PHRES0	SBLBN	VTRIG4	VTRIG3	VTRIG2	VTRIG1	VTRIG0					
Begin master request	71	BMRQ7	BMRQ6	BMRQ5	BMRQ4	BMRQ3	BMRQ2	BMRQ1	BMRQ0					
End master request	72	EMRQ7	EMRQ6	EMRQ5	EMRQ4	EMRQ3	EMRQ2	EMRQ1	EMRQ0					
MSBs master request	73	0	EMRQ10	EMRQ09	EMRQ08	0	BMRQ10	BMRQ09	BMRQ08					
Null	74	0	0	0	0	0	0	0	0					
Null	75	0	0	0	0	0	0	0	0					
Null	76	0	0	0	0	0	0	0	0					
Begin RCV2 output	77	BRCV7	BRCV6	BRCV5	BRCV4	BRCV3	BRCV2	BRCV1	BRCV0					
End RCV2 output	78	ERCV7	ERCV6	ERCV5	ERCV4	ERCV3	ERCV2	ERCV1	ERCV0					
MSBs RCV2 output	79	0	ERCV10	ERCV09	ERCV08	0	BRCV10	BRCV09	BRCV08					
Field length	7A	FLEN7	FLEN6	FLEN5	FLEN4	FLEN3	FLEN2	FLEN1	FLEN0					
First active line	7B	FAL7	FAL6	FAL5	FAL4	FAL3	FAL2	FAL1	FAL0					
Last active line	7C	LAL7	LAL6	LAL5	LAL4	LAL3	LAL2	LAL1	LAL0					
MSBs field control	7D	0	0	LAL8	FAL8	0	0	FLEN9	FLEN8					

# Digital video encoder (DENC2-SQ)

**SAA7187** 

# I<sup>2</sup>C-bus format

Table 6 I<sup>2</sup>C-bus address; see Table 7

S	SLAVE ADDRESS	ACK	SUBADDRESS	ACK	DATA 0	ACK		DATA n	ACK	Р	
---	---------------	-----	------------	-----	--------	-----	--	--------	-----	---	--

# Table 7 Explanation of Table 6

PART	DESCRIPTION					
S	START condition					
Slave address	1 0 0 0 1 0 0 X or 1 0 0 0 1 1 0 X (note 1)					
ACK	acknowledge, generated by the slave					
Subaddress (note 2)	subaddress byte					
DATA	data byte					
	continued data bytes and ACKs					
Р	STOP condition					

### **Notes**

- 1. X is the read/write control bit; X = logic 0 is order to write; X = logic 1 is order to read, no subaddressing with read.
- 2. If more than 1 byte DATA is transmitted, then auto-increment of the subaddress is performed.

# Slave receiver

Table 8 Subaddress 3A

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
FMT	see Table 9	Select input data format.	
VUV2C	0	Cb/Cr data input to VP ports is two's complement. Default after reset.	
	1	Cb/Cr data input to VP ports is straight binary.	
VY2C	Y data input to VP1 port is two's complement. Default after reset.		
1 Y data input to VP1 port is straight binary.		Y data input to VP1 port is straight binary.	
CBENB	0	Data from input ports is encoded. Default after reset.	
	1	Colour bar with programmable colours (entries of OSD_LUTs) is encoded.  The LUTs are read in upward order from index 0 to index 7.	

Table 9 Logic levels and function of FMT

DATA BYTE		FUNCTION	
FMT1	FMT0	FUNCTION	
0	0	Input data YUV 444, 24 lines, Y on VP1, Cr on VP2, Cb on VP3. Default after reset.	
0	1	Input data YUV 422, 16 lines, Y on VP1, multiplexed CbCr on VP3.	
1	0	Input data YUV 422, 8 lines, multiplexed in accordance with CCIR 656 on VP1.	
1	1	Input data YUV 422, 8 lines, multiplexed in accordance with CCIR 656 on VP1.	

**SAA7187** 

Table 10 Subaddress 42 to 59

COLOUR		DATA BYTE (note 1	)	INDEX (note 2)
COLOUR	OSDY	OSDU	OSDV	INDEX (note 2)
White	107 (6BH)	0 (00H)	0 (00H)	0
vvriite	107 (6BH)	0 (00H)	0 (00H)	
Yellow	82 (52H)	144 (90H)	18 (12H)	1
renow	34 (22hH	172 (ACH)	14 (0EH)	1
Cyon	42 (2AH)	38 (26H)	144 (90H)	2
Cyan	03 (03H)	29 (1DH)	172 (ACH)	2
Green	17 (11H)	182 (B6H)	162 (A2H)	3
Green	240 (F0H)	200 (C8H)	185 (B9H)	
Maganta	234 (EAH)	74 (4AH)	94 (5EH)	4
Magenta	212 (D4H)	56 (38H)	71 (47H)	4
Red	209 (D1H)	218 (DAH)	112 (70H)	5
Reu	193 (C1H)	227 (E3H)	84 (54H)	5
Dlue	169 (A9H)	112 (70H)	238 (EEH)	6
Blue	163 (A3H)	84 (54H)	242 (F2H)	0
Plack	144 (90H)	0 (00H)	0 (00H)	7
Black	144 (90H)	0 (00H)	0 (00H)	

### **Notes**

- 1. Contents of OSD Look-up tables. All 8 entries are 8-bits. Data representation is in accordance with CCIR 601 (Y, Cb, Cr), but two's complement, e.g. for a 100/100 (upper number) or 100/75 (lower number) colour bar.
- 2. For normal colour bar with CBENB = logic 1.

Table 11 Subaddress 5A

DATA BYTE	DESCRIPTION
	Phase of encoded colour subcarrier (including burst) relative to horizontal sync. Can be adjusted in steps of 360 or 256 degrees.

Table 12 Subaddress 5B and 5D

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINU	variable gain for Cb signal;	white-to-black = 92.5 IRE <sup>(1)</sup>	
	input representation	GAINU = 0	output subcarrier of U contribution = 0
	accordance with CCIR 601	GAINU = 118 (76H)	output subcarrier of U contribution = nominal
		white-to-black = 100 IRE(2)	
		GAINU = 0	output subcarrier of U contribution = 0
		GAINU = 125 (7DH)	output subcarrier of U contribution = nominal

### **Notes**

- 1. GAINU =  $-2.17 \times$  nominal to  $+2.16 \times$  nominal.
- 2. GAINU =  $-2.05 \times$  nominal to  $+2.04 \times$  nominal.

1995 Sep 21

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 13 Subaddress 5C and 5E

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINV	variable gain for Cr signal;	white-to-black = 92.5 IRE <sup>(1)</sup>	
	input representation	GAINV = 0	output subcarrier of V contribution = 0
	accordance with CCIR 601	GAINV = 165 (A5H)	output subcarrier of V contribution = nominal
		white-to-black = 100 IRE(2)	
		GAINV = 0	output subcarrier of V contribution = 0
		GAINV = 175 (AFH)	output subcarrier of V contribution = nominal

### **Notes**

- 1. GAINV =  $-1.55 \times$  nominal to  $+1.55 \times$  nominal.
- 2. GAINV =  $-1.46 \times$  nominal to  $+1.46 \times$  nominal.

Table 14 Subaddress 5D

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLCKL	variable black level; input	white-to-sync = 140 IRE <sup>(1)</sup>	
	representation accordance	BLCKL = 0	output black level = 24 IRE
	with CCIR 601	BLCKL = 63 (3FH)	output black level = 49 IRE
		white-to-sync = 143 IRE <sup>(2)</sup>	
		BLCKL = 0	output black level = 24 IRE
		BLCKL = 63 (3FH)	output black level = 50 IRE

# **Notes**

- 1. Output black level/IRE = BLCKL × 25/63 + 24; recommended value: BLCKL = 60 (3CH) normal.
- 2. Output black level/IRE =  $BLCKL \times 26/63 + 24$ ; recommended value: BLCKL = 45 (2DH) normal.

Table 15 Subaddress 5E

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLNNL	variable blanking level	white-to-sync = 140 IRE <sup>(1)</sup>	
		BLNNL = 0	output blanking level = 17 IRE
		BLNNL = 63 (3FH)	output blanking level = 42 IRE
		white-to-sync = 143 IRE <sup>(2)</sup>	
		BLNNL = 0	output blanking level = 17 IRE
		BLNNL = 63 (3FH)	output blanking level = 43 IRE

# Notes

- 1. Output black level/IRE =  $BLNNL \times 25/63 + 17$ ; recommended value: BLNNL = 58 (3AH) normal.
- 2. Output black level/IRE =  $BLNNL \times 26/63 + 17$ ; recommended value: BLNNL = 63 (3FH) normal.

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 16 Subaddress 60 (CCRS; select cross colour reduction filter in luminance)

DATA BYTE		FUNCTION	
CCRS1	CCRS0	FUNCTION	
0	0	no cross colour reduction (for transfer characteristic of luminance see Figs 5 and 9)	
0	1	cross colour reduction #1 active (for transfer characteristic see Figs 5 and 9)	
1	0	cross colour reduction #2 active (for transfer characteristic see Figs 5 and 9)	
1	1	cross colour reduction #3 active (for transfer characteristic see Figs 5 and 9)	

# Table 17 Subaddress 61

DATA BYTE	LOGIC LEVEL	. DESCRIPTION	
FISE	0	944 total pixel clocks per line	
	1	780 total pixel clocks per line; default after reset	
PAL	0	NTSC encoding (non-alternating V component); default after reset	
	1	PAL encoding (alternating V component)	
SCBW	0	enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3, 4, 7 and 8)	
	1 standard bandwidth for chrominance encoding (for overall transfer charachrominance in baseband representation see Figs 3, 4, 7 and 8); default		
		no real time control of generated subcarrier frequency; default after reset	
		real time control of generated subcarrier frequency through SAA7191B (timing see Fig.13)	
YGS	0	luminance gain for white-to-black 100 IRE	
	1	luminance gain for white-to-black 92.5 IRE including 7.5 IRE set-up of black; default after reset	
INPI	0	PAL switch phase is nominal; default after reset	
	1	PAL switch phase is inverted compared to nominal	
DOWN	0	DACs in normal operational mode; default after reset	
DACs forced to lowest output voltage		DACs forced to lowest output voltage	

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 18 Subaddress 62

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BSTA	amplitude of colour burst; input representation	white-to-black = 92.5 IRE; burst = 40 IRE; NTSC encoding	
	accordance with	BSTA = 0 to $1.25 \times \text{nominal}^{(1)}$	
	CCIR 601	white-to-black = 92.5 IRE; burst = 40 IRE; PAL encoding	
		BSTA = 0 to $1.76 \times \text{nominal}^{(2)}$	
		white-to-black = 100 IRE; burst = 43 IRE; NTSC encoding	
		BSTA = 0 to $1.20 \times \text{nominal}^{(3)}$	
		white-to-black = 100 IRE; burst = 43 IRE; PAL encoding	
		BSTA = 0 to $1.67 \times \text{nominal}^{(4)}$	
SQP	subcarrier real time	logic 0	not supported in current version, do not use
		logic 1	control from SAA7191B digital colour decoder

### **Notes**

1. Recommended value: BSTA = 102 (66H).

2. Recommended value: BSTA = 72 (48H).

3. Recommended value: BSTA = 106 (6AH).

4. Recommended value: BSTA = 75 (4BH).

Table 19 Subaddress 63 to 66 (four bytes to program subcarrier frequency)

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
FSC0 to FSC3	f <sub>sc</sub> = subcarrier frequency (in multiples of line frequency); f <sub>LLC</sub> = clock frequency (in	$FSC = round \left( \frac{f_{sc}}{f_{LLC}} \times 2^{32} \right)$ see note 1	FSC3 = most significant byte FSC0 = least significant byte
	multiples of line frequency)	See Hote 1	

# Note

- 1. Examples:
  - a) NTSC-M:  $f_{sc}$  = 227.5,  $f_{LLC}$  = 1560  $\rightarrow$  FSC = 626349397 (25555555H).
  - b) PAL-B/G:  $f_{SC}$  = 283.7516,  $f_{LLC}$  = 1888  $\rightarrow$  FSC = 645499916 (26798C0CH).

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 20 Subaddress 67 to 6A

DATA BYTE(1)	DESCRIPTION
L21O0	first byte of captioning data, odd field
L21O1	second byte of captioning data, odd field
L21E0	first byte of extended data, even field
L21E1	second byte of extended data, even field

### Note

1. LSBs of the respective bytes are encoded immediately after run-in and framing code, the MSBs of the respective bytes have to carry the parity bit, in accordance with the definition of line 21 encoding format.

Table 21 Subaddress 6B

DATA BYTE	DESCRIPTION
SCCLN	selects the actual line, where closed caption or extended data are encoded; see note 1

# Note

1. Line = (SCCLN + 4) for M systems; line = (SCCLN + 1) for other systems.

Table 22 Subaddress 6C

DATA BYTE	LOGIC LEVEL	DESCRIPTION
PRCV2	0	polarity of RCV2 as output is active HIGH, rising edge is taken when input, respectively; default after reset
	1	polarity of RCV2 as output is active LOW, falling edge is taken when input, respectively
ORCV2	0	pin RCV2 is switched to input; default after reset
	1	pin RCV2 is switched to output
CBLF	0	if ORCV2 = HIGH, pin RCV2 provides an HREF signal (Horizontal Reference Pulse that is HIGH during active portion of line, also during vertical blanking Interval); default after reset
	1	if ORCV2 = LOW, signal input to RCV2 is used for horizontal synchronization only (if TRCV2 = 1); default after reset
		if ORCV2 = LOW, signal input to RCV2 is used for horizontal synchronization (if TRCV2 = 1) also as an internal blanking signal
PRCV1	0	polarity of RCV1 as output is active HIGH, rising edge is taken when input, respectively; default after reset
	1	polarity of RCV1 as output is active LOW, falling edge is taken when input, respectively
ORCV1	0	pin RCV1 is switched to input; default after reset
	1	pin RCV1 is switched to output
TRCV2	0	horizontal synchronization is taken from RCV1 port; default after reset
	1	horizontal synchronization is taken from RCV2 port
SRCV1	_	defines signal type on pin RCV1; see Table 23

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 23 Logic levels and function of SRCV1

DATA BYTE		- AS OUTPUT AS INPUT	FUNCTION	
SRCV11	SRCV10	AS OUTPUT	ASINFUI	FUNCTION
0	0	VS	VS	Vertical Sync each field; default after reset
0	1	FS	FS	Frame Sync (odd/even)
1	0	FSEQ	FSEQ	Field Sequence, vertical sync every fourth field (FISE = 1) or eighth field (FISE = 0)
1	1	_	_	not applicable

# Table 24 Subaddress 6D

DATA BYTE	DESCRIPTION
CCEN	enables individual line 21 encoding; see Table 25
SRCM	defines signal type on pin RCM1; see Table 26

# Table 25 Logic levels and function of CCEN

DATA BYTE		FUNCTION	
CCEN1	CCEN0	FUNCTION	
0	0	line 21 encoding off	
0	1	enables encoding in field 1 (odd)	
1	0	enables encoding in field 2 (even)	
1	1	enables encoding in both fields	

# Table 26 Logic levels and function of SRCM

DATA BYTE		AS OUTDUT	FUNCTION
SRCM1	SRCM0	AS OUTPUT	FUNCTION
0	0	VS	Vertical Sync each field
0	1	FS	Frame Sync (odd/even)
1	0	FSEQ	Field Sequence, vertical sync every fourth field (FISE = 1) or eighth field (FISE = 0)
1	1	_	not applicable

# Table 27 Subaddress 6E to 6F

DATA BYTE	DESCRIPTION
HTRIG	sets the Horizontal Trigger phase related to signal on RCV1 or RCV2 input
	values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed
	increasing HTRIG decreases delays of all internally generated timing signals
	reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used for triggering at HTRIG = 031H (033H)

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 28 Subaddress 70

DATA BYTE	LOGIC LEVEL	DESCRIPTION
VTRIG	_	sets the Vertical Trigger phase related to signal on RCV1 input
		increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines
		variation range of VTRIG = 0 to 31 (1FH)
SBLBN	0	vertical blanking is defined by programming of FAL and LAL
	1	vertical blanking is forced automatically at least during field synchronization and equalization pulses; note 1
PHRES	_	selects the phase reset mode of the colour subcarrier generator; see Table 29

### Note

1. If cross-colour reduction is programmed, it is active between FAL and LAL in both events.

Table 29 Logic levels and function of PHRES

DATA BYTE		ELINCTION
PHRES1	PHRES0	FUNCTION
0	0	no reset
0	1	reset every two lines
1	0	reset every eight fields
1	1	reset every four fields

Table 30 Subaddress 71 to 73

DATA BYTE	DESCRIPTION		
BMRQ	beginning of master request signal (RCM2)		
	values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed		
	first active pixel at analog outputs (corresponding input pixel coinciding with RCM2) at BMRQ = 0E1H (130H)		
EMRQ	end of master request signal (RCM2)		
	values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed		
	last active pixel at analog outputs (corresponding input pixel coinciding with RCM2) at EMRQ = 5E9H (72AH)		

Table 31 Subaddress 77 to 79

DATA BYTE	DESCRIPTION	
BRCV	beginning of output signal on RCV2 pin	
	values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed	
	first active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at BRCV = 0E1H (130H)	
ERCV	end of output signal on RCV2 pin	
	values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed	
	last active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at ERCV = 5E9H (72AH)	

# Digital video encoder (DENC2-SQ)

**SAA7187** 

Table 32 Subaddress 7A to 7D

DATA BYTE	DESCRIPTION			
FLEN	Length of a Field = FLEN + 1, measured in half lines			
	valid range is limited to 524 to 1022 (FISE = 1) respectively 624 to 1022 (FISE = 0), FLEN should be even			
FAL	First Active Line, measured in lines			
	FAL = 0 coincides with the first field synchronization pulse			
LAL	Last Active Line, measured in lines			
	LAL = 0 coincides with the first field synchronization pulse			

# SUBADDRESSES

In subaddresses 5B, 5C, 5D, 5E and 62 all IRE values are rounded up.

# Slave transmitter

Table 33 Slave transmitter (slave address 89H or 8DH)


REGISTER	REGISTER SUBADDRESS				DATA	BYTE			
FUNCTION	SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Status byte	_	VER2	VER1	VER0	CCRDO	CCRDE	FSQ2	FSQ1	FSQ0


# Table 34 No subaddress

DATA BYTE	DESCRIPTION
VER	Version identification of the device. It will be changed with all versions of the IC that have different programming models. Current Version is 000 binary.
CCRDE	Closed caption bytes of the even field have been encoded.
	The bit is reset after information has been written to the subaddresses 69 and 6A. It is set immediately after the data have been encoded.
CCRDO	Closed caption bytes of the odd field have been encoded.
	The bit is reset after information has been written to the subaddresses 67 and 68. It is set immediately after the data have been encoded.
FSQ	State of the internal field sequence counter.
	Bit 0 (FSQ0) gives the odd/even information; odd = LOW, even = HIGH.

# Digital video encoder (DENC2-SQ)


**SAA7187** 






# Digital video encoder (DENC2-SQ)


**SAA7187** 






# Digital video encoder (DENC2-SQ)


**SAA7187** 






# Digital video encoder (DENC2-SQ)

**SAA7187** 





**SAA7187** 

# **CHARACTERISTICS**

 $V_{DDD}$  = 4.5 to 5.5 V;  $T_{amb}$  = 0 to 70  $^{\circ}C$ ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Supply		,		'	•
$V_{DDD}$	digital supply voltage		4.5	5.5	V
$V_{DDA}$	analog supply voltage		4.75	5.25	V
I <sub>DDD</sub>	digital supply current	note 1	_	210	mA
I <sub>DDA</sub>	analog supply current	note 1	_	55	mA
Inputs			•	•	•
V <sub>IL</sub>	LOW level input voltage (except SDA, SCL, AP, SP and XTALI)		-0.5	+0.8	V
V <sub>IH</sub>	HIGH level input voltage (except SDA, SCL, AP, SP and XTALI)		2.0	V <sub>DDD</sub> + 0.5	V
	HIGH level input voltage (LLC)		2.4	V <sub>DDD</sub> + 0.5	V
I <sub>LI</sub>	input leakage current		_	1	μΑ
C <sub>i</sub>	input capacitance	clocks operating	_	10	pF
		data available	_	8	pF
		I/Os at high impedance	_	8	pF
Outputs					
V <sub>OL</sub>	LOW level output voltage (except SDA and XTALO)	note 2	0	0.6	V
V <sub>OH</sub>	HIGH level output voltage (except SDA, DTACK and XTALO)	note 2	2.4	V <sub>DDD</sub> + 0.5	V
	HIGH level output voltage (LLC)	note 2	2.6	V <sub>DDD</sub> + 0.5	V
I <sup>2</sup> C-bus; SI	DA and SCL		•	•	•
V <sub>IL</sub>	LOW level input voltage		-0.5	+1.5	V
V <sub>IH</sub>	HIGH level input voltage		3.0	V <sub>DDD</sub> + 0.5	V
I <sub>I</sub>	input current	V <sub>I</sub> = LOW or HIGH	_	±10	μΑ
V <sub>OL</sub>	LOW level output voltage (SDA)	I <sub>OL</sub> = 3 mA	_	0.4	V
Io	output current	during acknowledge	3	_	mA
Clock timir	ng (LLC)				
T <sub>LLC</sub>	cycle time	note 3	31	44	ns
δ	duty factor t <sub>HIGH</sub> /T <sub>LLC</sub>	note 4	40	60	%
t <sub>r</sub>	rise time	note 3	_	5	ns
t <sub>f</sub>	fall time	note 3	_	6	ns

SAA7187

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Input timin	ng .	1	·!	•	
t <sub>SU;CREF</sub>	input data set-up time (CREF)		6	_	ns
t <sub>HD;CREF</sub>	input data hold time (CREF)		3	_	ns
t <sub>SU</sub>	input data set-up time (any other except SEL_MPU, CDIR, RW/SCL, A0/SDA, CS/SA, RESET, AP and SP)		6	-	ns
t <sub>HD</sub>	input data hold time (any other except SEL_MPU, CDIR, RW/SCL, A0/SDA, CS/SA, RESET, AP and SP)		3	-	ns
Crystal os	cillator				•
f <sub>n</sub>	nominal frequency (usually 24.545454 or 29.5 MHz)	3rd harmonic	_	30	MHz
$\Delta f/f_n$	permissible deviation of nominal frequency	note 5	-50	+50	10-6
CRYSTAL SP	PECIFICATION			•	•
T <sub>amb</sub>	operating ambient temperature		0	70	°C
C <sub>L</sub>	load capacitance		8	_	pF
R <sub>S</sub>	series resonance resistance		_	80	Ω
C <sub>1</sub>	motional capacitance (typical)		1.5 –20%	1.5 +20%	fF
C <sub>0</sub>	parallel capacitance (typical)		3.5 –20%	3.5 +20%	pF
MPU interf	ace timing				
t <sub>AS</sub>	address set-up time	note 6	9	_	ns
t <sub>AH</sub>	address hold time		0	_	ns
t <sub>RWS</sub>	read/write set-up time	note 6	9	_	ns
$t_{R\overline{W}H}$	read/write hold time		0	_	ns
t <sub>DD</sub>	data valid from CS (read)	notes 7, 8 and 9; n = 9	_	440	ns
t <sub>DF</sub>	data bus floating from CS (read)	notes 7 and 8; n = 5	_	275	ns
t <sub>DS</sub>	data bus set-up time (write)	note 6	9	_	ns
t <sub>DH</sub>	data bus hold time (write)	note 6	9	_	ns
t <sub>ACS</sub>	acknowledge delay from CS	notes 7 and 8; n = 11	_	520	ns
t⊡SD	CS HIGH from acknowledge		0	_	ns
t <sub>DAT</sub>	DTACK floating from CS HIGH	notes 7 and 8; n = 7	_	360	ns
Data and r	eference signal output timing				
C <sub>L</sub>	output load capacitance		7.5	40	pF
t <sub>OH</sub>	output hold time		4	_	ns
t <sub>OD</sub>	output delay time	CREF in output mode	_	25	ns

# Digital video encoder (DENC2-SQ)


**SAA7187** 


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT		
CHROMA,	CHROMA, Y and CVBS outputs						
V <sub>o(p-p)</sub>	output signal voltage (peak-to-peak value)	note 10	1.9	2.1	V		
R <sub>I</sub>	internal serial resistance		18	35	Ω		
R <sub>L</sub>	output load resistance		80	_	Ω		
В	output signal bandwidth of DACs	-3 dB	10	_	MHz		
ILE	LF integral linearity error of DACs		_	±2	LSB		
DLE	LF differential linearity error of DACs		_	±1	LSB		

### **Notes**

- 1. At maximum supply voltage with highly active input signals.
- 2. The levels have to be measured with load circuits of 1.2 k $\Omega$  to 3.0 V (standard TTL load) and C<sub>L</sub> = 25 pF.
- 3. The data is for both input and output direction.
- 4. With LLC in input mode. In output mode, with a crystal connected to XTALO/XTALI duty factor is typically 50%.
- 5. If an internal oscillator is used, crystal deviation of nominal frequency (f<sub>n</sub>) is directly proportional to the deviation of subcarrier frequency and line/field frequency.
- 6. The value is calculated via equation  $t = t_{SU} + t_{HD}$
- 7. The value depends on the clock frequency. The numbers given are calculated with  $f_{LLC} = 24.54$  MHz.
- 8. The values given are calculated via equation  $t_{dmax} = t_{OD} + n \times t_{LLC} + t_{LLC} + t_{SU}$
- 9. The falling edge of DTACK will always occur1 × LLC after data is valid.
- 10. For full digital range, without load,  $V_{DDA} = 5.0 \text{ V}$ . The typical voltage swing is 2.0 V, the typical minimum output voltage (digital zero at DAC) is 0.2 V.

**SAA7187** 





The data demultiplexing phase is coupled to the internal horizontal phase.

 $The \ CREF \ signal \ applies \ only \ for \ the \ 16 \ lines \ digital \ TV \ format, \ because \ these \ signals \ are \ only \ valid \ in \ 12.27 \ or \ 14.75 \ MHz.$ 


The phase of the RCV2 signal is programmed to 0E1H (130H for 50 Hz) in this example in output mode (BRCV2).

Fig.12 Digital TV timing.

29


1995 Sep 21


**SAA7187** 



30


SAA7187





**SAA7187** 

# **APPLICATION INFORMATION**




**SAA7187** 

# **PACKAGE OUTLINE**

PLCC68: plastic leaded chip carrier; 68 leads

SOT188-2



### Note

inches

4.57

4.19

0.180

0.165

0.51

0.020 0.01

0.25

3.30

0.13

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

0.021 0.032

0.81

0.013 0.026 0.950

0.53

0.33 0.66 24.33

24.13

0.958

24.33

24.13

0.958

0.950

0.05

OUTLINE REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT188-2	112E10	MO-047AC				<del>92-11-17</del> 95-03-11

23.62

22.61 22.61

23.62

 $H_D$ 

25.27

25.02

0.930 | 0.930 | 0.995 | 0.995

0.890 | 0.890 | 0.985 | 0.985

25.27

25.02

1.22

1.07

0.048

max.

0.51

0.020

1.44

1.02

0.057

0.007 0.007

0.004 0.085 0.085

1995 Sep 21 33

**SAA7187** 

### **SOLDERING**

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

### Reflow soldering

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9398 510 63011).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

### Wave soldering

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

# Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

**SAA7187** 

### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

# PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,

Tel. (31)40 783 749, Fax. (31)40 788 399 **Brazil:** Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970)

Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:

Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG Tel. (852)2319 7888, Fax. (852)2319 7700

Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO Tel. (358)0-615 800, Fax. (358)0-61580 920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex

Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.

Greece: No. 15, 25th March Street, GR 17778 TAVROS Tel. (01)4894 339/4894 911, Fax. (01)4814 240

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4,P.O. Box 4252, JAKARTA 12950,Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000. Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.l. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905,

Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)783749, Fax. (040)788399 (From 10-10-1995: Tel. (040)2783749, Fax. (040)2788399)

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474

Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA,

Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494.

Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43
 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND,

Tel. (66) 2 745-4090, Fax. (66) 2 398-0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07

United Kingdom: Philips Semiconductors LTD. 276 Bath Road, Hayes, MIDDLESEX UB3 5BX Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

**Uruguay:** Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN. The Netherlands Telex 35000 phtcnl, Fax. +31-40-724825 (from 10-10-1995: +31-40-2724825)

SCD43 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

483061/1500/01/pp36 Document order number: Date of release: 1995 Sep 21 9397 750 00325



